Intern for physical design and power reductions实习招聘-AMD实习生招聘-实习僧

Intern for physical design and power reductions

2022-09-14 03:01:44 刷新

150-300/天北京本科 4天／周实习5个月

老板nice

微信扫码同步查看
投递方便通知及时

扫码手机查看

当前职位已下线

职位描述：

Title : Intern for physical design and power reductions

Location: Beijing

Job Responsibilities: Mainly target is to work on below key areas for Power team:

Power reduction Methodology in Digital physical design

Floorplan, Place and Route , Timing/DRC/IR/EM checking/fixing

flows/tools methodology

Requirement:

Understanding basic ASIC design flow

Tier 1 or 2 University, institute

Master student in microelectronics, or related area

With experience on Verilog or System Verilog

Sufficient knowledge in Perl/Python/Ruby/Java/C/C++ is a strong plus

Nice to have development experience under Linux, knowledge of Shell/Make/VIM/…

投递要求：

简历要求：不限

截止日期：2019-12-12

工作地点：

北京市海淀区中关村科学院南路2号融科资讯中心C座北楼19层) 收起地图

求职中若出现虚假宣传，收取财物等违法情况。请立即举报

当前职位已下线

公司简介