DFT实习生
2021-12-06 20:02:48 刷新
150-300/天 上海 硕士 4天/周 实习7个月 提供转正机会
DFT 好老板学习多环境好
微信扫码同步查看
投递方便通知及时
扫码手机查看
当前职位已下线
职位描述:
esponsibilities: SoC level DFT architecture definition. Cutting-edge test strategies study and implementation. Cutting-edge IP study (both DFT and non-DFT designs ) and test plan development. ATE/SLT yield analysis and root cause. Block and SoC level DFT implementation, including SCAN, MBIST, RTL integration, STA, etc. Plan/Implement block/chip level DFT RTL designs basing on FloorPlan. MBIST chip level plan, RTL insertion, verification and pattern generation. Develop high coverage and cost effective test patterns, and take part in ATE bring-up. Co-work with Front End and PD for synthesis optimization and smooth timing signoff. Requirements: Solid background on process, device or ASIC design. Proven knowledge and expertise on two or more fields of SCAN, MBIST, RTL design, STA and DV. Experience in Synthesis, formal/LEC, or power analysis will be a plus. Good command of two or more standard EDA tools, and has solid knowledge on state of the art test strategies. Strong programming and scripting skills in Perl or Tcl. Good communication skills (both English and Mandarin) and self-driven, willing to learn/share.
投递要求:
简历要求: 不限
截止日期:2019-09-16
工作地点:
上海浦东新区环科路669号 收起地图
求职中若出现虚假宣传,收取财物等违法情况。请立即举报

当前职位已下线

公司简介