ASIC后端工程师
-- ::刷新
-/天北京硕士天/周实习个月提供转正机会
全球领先技术 毕业签约可能性大 完善培训学习机制
职位描述:

Requirements:

The candidate should have good understanding on ASIC/SOC design flow and must be proficient in two or more of the following skill sets:

1.       RTL(verilog) coding and style checking

2.       scripts based on makefile, perl, TCL or csh/tcsh

3.       clock-domain-cross checking

4.       dynamic logic simulation or post-layout simulation

5.       logic synthesis or physical Synthesis

6.       static timing analysis

7.       logic equivalency checking

8.   design for test, design for debug or design for power

 

The candidate is expected to exhibit good verbal and written communication skills in both Chinese and English, 

imaginative thinking and sophisticated analytical techniques, self-driven for quality and timely result, capability  to solve complex problems and makes some modifications to standard methods and decision-making on important technical areas.

 

Responsibility:

The successful candidate will work with team members and apply his/her design techniques to work on different phases of complex logic design for ASIC/SOC project. 

The role will include working on the following tasks from time to time: specification, top level SOC design tasks, synthesis, timing closure, etc.

 

工作地点:
科学院南路2号融科资讯中心C座南楼20-18 查看地图
投递要求:
简历要求:中文
截止日期:--
公司简介:
紫光国芯
西安 | 150-500人 | 电子
一家优秀的存储器设计开发公司

该职位已下线,不能投递简历

职位已下线
收藏
完善必填信息后才能进行简历投递
HR希望看到你的更多信息
中文 英文
支持DOC,DOCX,PDF格式附件,文件大小不超5M
x

举报

请写下举报的理由

获得实习经历

为校招加码

987876 职位机会

等你来投

已有简历 点击上传

投递失败
中文简历完整度小于54%,不能投递,请先完善简历~
返回
投递失败
您的投递次数已经达到每日上限啦~
温馨提示:下载实习僧APP, 即可立即增加5次投递机会哦
关闭
投递确认
确认投递 修改简历
放弃投递
投递成功
温馨提示:若在求职过程中遇到收取费用,或实习地址、联系方式与官方发布信息不一致,请提高警惕,以防受骗,并及时与实习僧官方取得联系。
确认
记住我
忘记密码
回到顶部
小程序