KEY RESPONSIBILITIES:
· Focus on physical verification like DRC, LVS, Antenna, ESD, Latch-up, PERC checks in projects to ensure allocated work can be done within target timeline, to finally make sure tapeout on time.
· Have chance to learn all PhyV related knowledge and thus have a clear overview of how a large SOC works and how it pass all required verifications till a successful tapeout.
· Will have chance to exhibit your innovative ideas of enhancing current work flow or creating new tools/flow to automate daily work to increase efficiency.
ACADEMIC CREDENTIALS:
· BS/MS/Ph.D. degree in Electrical Engineering, Mathematics, Computer Science, Engineering or an equivalent.
Location: Shanghai
当前职位已下线